|
USRP Hardware Driver and USRP Manual
Version: 4.4.0.HEAD-0-g5fac246b
UHD and USRP Manual
|
|
Definition: block_id.hpp:39
register_iface::sptr reg_iface
Register interface to this block's register space.
Definition: noc_block_make_args.hpp:47
std::shared_ptr< mb_controller > mb_control
Reference to the motherboard controller associated with this block.
Definition: noc_block_make_args.hpp:59
std::shared_ptr< clock_iface > ctrlport_clk_iface
Controlport clock interface object that is shared with the reg_iface.
Definition: noc_block_make_args.hpp:53
Definition: noc_block_make_args.hpp:24
size_t num_input_ports
Number of input ports (gets reported from the FPGA)
Definition: noc_block_make_args.hpp:35
noc_id_t noc_id
Noc-ID.
Definition: noc_block_make_args.hpp:29
std::shared_ptr< property_tree > sptr
Definition: property_tree.hpp:222
uhd::property_tree::sptr tree
The subtree for this block.
Definition: noc_block_make_args.hpp:62
Definition: device_addr.hpp:37
Definition: build_info.hpp:12
chdr_w_t chdr_w
CHDR width of this block.
Definition: noc_block_make_args.hpp:44
std::shared_ptr< register_iface > sptr
Definition: register_iface.hpp:30
uhd::device_addr_t args
Additional args that can be parsed and used by this block.
Definition: noc_block_make_args.hpp:65
size_t mtu
Value of the MTU register, converted to bytes.
Definition: noc_block_make_args.hpp:41
uint32_t noc_id_t
Definition: defaults.hpp:50
std::shared_ptr< clock_iface > tb_clk_iface
Timebase clock interface object that is shared with the reg_iface.
Definition: noc_block_make_args.hpp:50
size_t num_output_ports
Number of output ports (gets reported from the FPGA)
Definition: noc_block_make_args.hpp:38
chdr_w_t
Type that indicates the CHDR Width in bits.
Definition: rfnoc_types.hpp:19
block_id_t block_id
Block ID (e.g. 0/Radio#0)
Definition: noc_block_make_args.hpp:32