






Inverted Input A to make routing easier
fix in FPGA





USRP2-Plus Configuration

TITLE	\$Date\$
FILE: config.sch	REVISION: \$Revision\$
PAGE 2 OF 12	DRAWN BY: \$Author\$







USRP2-Plus Daughterboard Interface	
TITLE	\$Date\$
FILE: dboard.sch	REVISION: \$Revision\$
PAGE 4 OF 12	DRAWN BY: \$Author\$





Outputs to:
DAC --- PECL
ADC --- PECL
FPGA --- PECL
TestCLK --- PECL

Expansion --- LVDS
TX-Dboard --- LVDS
RX-Dboard --- LVDS
SERDES --- LVDS

3kHz BW, 45 deg Phase margin
with 5 MHz compare freq and 3mA CP current


10uF under U8
0.1uF next to pin 4 of U8









USR2-Plus Expansion

TITLE	\$Date\$
FILE: expansion.sch	REVISION: \$Revision\$
PAGE 7 OF 12	DRAWN BY: \$Author\$








FIXME --- Extra Power Supply Pins for IDT Version?




Bank 0, 2.5V RAM




Bank 1, 2.5V
No LVDS Out
Ethernet
SERDES
Expansion LVDS in





Removed Vcc01 because of gnetlist bug











Bank 2, 3.3V
 SPI Config
 Clock Interface
 Debug
 I2C
 BOTCLK
 LEDs
 RS232




FIXME ---- Do we need RTS, CTS, DTR, DSR, CD, RI?



{SEN,MOSI,SCLK}_{TX_DB,TX_DAC,TX_ADC,DAC}
 all moved from bank 3 (12 total lines)





Removed Vcco2 because of gnetlist bug



FIXME --- Check all MISO connections


{SEN,MOSI,SCLK}_[TX_DB,TX_DAC,TX_ADC,DAC]
all moved to bank 2 (12 total lines)






- Power Supplies**
- 6V Daughterboard Power (<1A), 5V for clock reg
 - 3.3VCLK AD9510 (<500mA), Clock (8mA)
 - 3.3VAN ADC (200mA), DAC (<500mA)
 - 3.3VDIG All IO (<2A), FPGA AUX
 - 2.5V 1A --- Ethernet Core (600mA), SERDES (<150mA), RAM (<300mA)
 - 1.2V FPGA Core (<2A)
 - 1.0V Ethernet Core


Front Panel Power



ALT Power



FAN Power



FIXME --- More Decoupling on 1.2 at FPGA

