



This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

REVISIONS	
REV	DESCRIPTION
6	REFER TO DATABASE FOR DWG STATUS



Revision Decoder

Module Rev	Basecard REV	CPLD (U46)	SCU (U59)
D	E	10M04SAU169	STM32F412
E	F	10M04SAU169	STM32F411
F	G	10M08SAU169	STM32F411



DESIGN TEAM		TITLE		NI.COM AUSTIN, TEXAS	
DRAWN	DATE	SCHEMATIC DIAGRAM			
REVISED	DATE	USRP X410, BASECARD			
CHECKED		SIZE	CODE IDENT NO.	DRAWING NO.	REV
TECH		C	7U296	146983*-01	6
ENGR		SCALE: NONE			SHEET 1 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


- to maintain this document in confidence;
- not to reproduce, publish or copy it in whole or in part without written permission; and
- not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023


NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.




Debug Power/Reset Buttons




Temp Monitoring




Fan Control and Sense




I2C Address = 0x50



I2C Address = 0x68



Fan Protection (890mA Limit)










System Controller			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 2 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.




Power Control/Monitoring			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 3 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



RFSoc 0.85V Supply
70A @ 500kHz





RFSoc +0V85 Core Power Supply			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 4 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.





+0V9 and -12V0 Switching Supplies			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 5 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.





+1V8 and +3V3 Switching Supplies			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 6 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.





+3V6 and +2V5 Switching Supplies			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 7 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

DDR4 VTT Source/Sink LDO





DDR4 and +1V2 North Power			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 8 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

DDR4 VTT Source/Sink LDO



AGND Connected to PGND in Module


DDR4 and +1V2 South Power			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 9 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.


RFSoc DAC VCC
925mV
+/-2% tolerance




RFSoc ADC VCC
925mV
+/-2% tolerance




RFSoc DAC VCCAUX
1.8V
+/-2% tolerance




RFSoc ADC VCCAUX
1.8V
+/-2% tolerance




RFSoc DAC VTT
3.3V/3.0V/2.5V
+/-2% tolerance




Analog Clocking
3.3V
+/-2% tolerance



Analog Clocking
3.3V
+/-2% tolerance



Analog Clocking
1.8V
+/-2% tolerance



Linear Regulating Supplies


USRP X410, BASECARD

SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 10 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.




These parts are 5.5V tolerant and are used to translate the 3.3V inputs down to the 1.8V required by the PS Config signals (which reference VCC_PSIO[0] = 1.8V).
 All signals are active low, hence the AND operation will allow any of the inputs to drive the output active (low).


Primary boot mode is JTAG. SCU will pull these lines after it is programmed to boot from eMMC.

Table II-1: Boot Modes

Boot Mode	Mode Pins [30]	Pin Location	Non-Secure	Secure	Signed	CSU Mode	Description
PS JTAG	0000	JTAG	Yes	No	No	Slave	PS/JTAG interface. PS dedicated pins.
Quad SPI (24b)	0001	MIO[12:0]	Yes	Yes	Yes	Master	24-bit addressing (QSPI24).
Quad SPI (32b)	0010	MIO[12:0]	Yes	Yes	Yes	Master	32-bit addressing (QSPI32).
SD0 (2.0)	0011	MIO[15:13]	Yes	Yes	Yes	Master	SD 2.0.
NAND	0100	MIO[25:09]	Yes	Yes	Yes	Master	Requires 8-bit data bus width.
SD1 (2.0)	0101	MIO[15:14]	Yes	Yes	Yes	Master	SD 2.0.
eMMC (1.8V)	0110	MIO[22:13]	Yes	Yes	Yes	Master	eMMC version 4.5 at 1.8V.
USB0 (2.0)	0111	MIO[15:12]	Yes	Yes	Yes	Slave	USB 2.0 only.
PITAG (MIO #0)	1000	MIO[29:26]	Yes	No	No	Slave	PITAG connection 0 option.
PITAG (MIO #1)	1001	MIO[15:12]	Yes	No	No	Slave	PITAG connection 1 option.
SD1 LS (3.0)	1110	MIO[15:13]	Yes	Yes	Yes	Master	SD 3.0 with a required SD 3.0 compliant voltage level shifter.



LAYOUT: place LED on the secondary (non-FPGA) side and outside shield area




PS Config			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 11 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306


307

308


This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



LAYOUT: any HD bank signals may be swapped.
 No strict rules apply to any signals here.



LAYOUT: DB* SYNTH_SYNC signals should be length matched within 10th, including package bond wire lengths.


PL HD			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 13 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.


COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

UG578:
 If reference pins are not used,
 leave the associated pin pair
 unconnected




Quad 131


LMK03328 drives the clocks LVDS
 GTY Requirements:
 $V_{diff} = 1250, 2000mV$
 $V_{cm} = 0.9V$ (MGTA VCC)



LMK03328 drives the clocks LVDS
 GTY Requirements:
 $V_{diff} = 1250, 2000mV$
 $V_{cm} = 0.9V$ (MGTA VCC)



UG578:
 If reference pins are not used,
 leave the associated pin pair
 unconnected



Quad 128




Table 5-4: GTY Transceiver PCB Capacitor Recommendations

Quantity Per Group			Capacitance (µF)	Tolerance	Type
MGTA VCC	MGTA VTT	MGTVCCAUX			
1	1	1	4.70	±10%	Ceramic

Quad Mapping	
Quad	Connector
Bank 131	QSFP28 0
Bank 130	iPass+zHD 1
Bank 129	iPass+zHD 0
Bank 128	QSFP28 1

PL MGTs

USRP X410, BASECARD


SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 14 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



DDR4 Decoupling Cap Placement




This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:



- to maintain this document in confidence;
- not to reproduce, publish or copy it in whole or in part without written permission; and
- not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023


NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



Translation for output QSPF Sideband Signals to Connectors



Pre-programmed ATSHA204A for board authentication.




PL DRAM Bank 0 Interface			
USR9 X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 16 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



DDR4 Decoupling Cap Placement




PL DDR4 Bank 1 North			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 17 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.











PL DRAM Bank 1 Interface And Panel DIO			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 18 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023


NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



DDR4 Decoupling Cap Placement



LYR7 stitching caps



PS DDR4 Bank 2 South			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 19 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:


1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023
NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

Table 1-10: Zynq UltraScale+ MPSoc PS Decoupling Capacitor Recommendations

V _{CC_P5INTLP}		V _{CC_P5INTFP}		V _{CC_P5AUX}		V _{CC_P5PLL}		V _{CC_P5INTFP_DDR}		V _{CC_P5BATT}		V _{CC_P5DDR}		
100 μF	4.7 μF	100 μF	4.7 μF	100 μF	4.7 μF	100 μF	4.7 μF	100 μF	4.7 μF	100 μF	4.7 μF	100 μF	4.7 μF	0.47 μF
1	1	1	1	1	1	1	1	1	1	1	1	1	2	4

Layout Note - Do Not Swap PS_DDR Addr Lanes!



PS DDR4 Bank 2 Interface			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 20 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.




Figure 2-21: Address, Command, and Control Fly-by Termination for DDR4 SDRAM







Figure 2-24: Clock Fly-by Termination for DDR4 SDRAM

22. For address/command/control V_{TT} termination, every four termination resistors should be accompanied by one 68 pF capacitor, physically interleaving among resistors, as shown in Figure 2-13. Refer to the memory vendor's data sheet for specifications regarding noise limits on the address/command/control V_{TT} lines.



Clock terminates to VCCO




DDR4 Termination			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 21 OF 38



This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



Layout: RFU pins should not be used as route-through pins.
NC pins are not connected in the package and can be used for route-through.



eMMC/uSD			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 22 OF 38	


This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023





NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

USB OTG




LAYOUT: keep USB_REFCLK trace under 1.5" long

USB3340
Remove R12 and R11
C551 1uF
USB3320
Remove R12 and R11
C551 1uF



I2C Address = 0x61







USB OTG			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 23 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.





© COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.







CADDR	A1	A6	GND
CINT_n	A2	A9	GND
GND	A3	B6	GND
PWR	B1	B9	GND
CBLPRNT_n	B2	C6	GND
GND	B3	C9	GND
CMICLK	C1	D6	GND
CMIDAT	C2	D9	GND
GND	C3		
PWR	D1		
MGT_PWR	D2		
GND	D3		

PCIe Sidebands



Connector 1







iPass+zHD Connectors			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 25 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:




1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

TX/RX on QSFPs are referenced to FPGA



PORT0




1x2 Cage, Quad LED

QSFP28 Port 0+Shield			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 26 OF 38	




This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.



© NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



TX/RX on QSFPS are referenced to FPGA



PORT1




QSFP28 Port 1 + Protection			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 27 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

- to maintain this document in confidence;
- not to reproduce, publish or copy it in whole or in part without written permission; and
- not to use this document as a basis for the manufacture or sale of goods without written permission.


COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.




Ethernet Bootstrap Configuration

Mode/Clk Bootstraps
 Mode: 15, Clk disabled

Layout: One cap should be placed near each shield connection




Address bootstraps
 Currently configured for 0b111 (Phy address 7)



Ethernet Power Filtering

Layout has swapped from VA_2 to VA_1 due to placement




RJ45 Interface			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 28 OF 38



This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023
 NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



Layout length match the clocks to the daughterboards within 10"
 Daughterboards are expected to bias and terminate
 DIFFSSTL12 Low Values: V_{OCM} = 558mV, V_{OD} = 241mV (No Load Term)
 DIFFSSTL12 High Values: V_{OCM} = 710mV, V_{OD} = 244mV (No Load Term)
 DIFFSSTL12 Limits: V_{ICM} = V_{CC}/2 (0.6V) + 150mV, V_{ID} = 100mV



ADCLK Low Values: V_{OL}=1.31V, V_{OH}=2.04V, V_{OCM} = 1.675V
 ADCLK High Values: V_{OL}=1.76V, V_{OH}=2.5V, V_{OCM} = 2.13V
 DIFFSSTL12 Low Values: V_{OCM} = 558mV, V_{OD} = 241mV (No Load Term)
 DIFFSSTL12 High Values: V_{OCM} = 710mV, V_{OD} = 244mV (No Load Term)
 DIFFSSTL12 Limits: V_{ICM} = V_{CC}/2 (0.6V) + 150mV, V_{ID} = 100mV
 CPLD Low Values: V_{OCM} = 1.42V, V_{OD} = 244mV (100 Load Term)
 CPLD High Values: V_{OCM} = 1.12V, V_{OD} = 240mV (100 Load Term)
 CPLD Limits: V_{ICM} = 1.05 to 1.55 V, V_{ID} = 100mV

Reference Clocks			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 29 OF 38	



This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.


COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

Place high freq. decoupling under QFN from plane via to thermal pad.




3-level:
1 = Automatic
PLL1 & PLL2 prefers primary
Reg50 for SW control



PDN pin:
-has weak pullup to VDDO_01!!!!
-0=power down
-1=normal op.


Strapping to powered down however. PDN must be one to exit POR and enable the I2C interface.



Outputs powered by +1.8VA LDO

Outputs up to:
LVDCS: 1.8V, 200 MHz
LVDS AC: 1000 MHz
LVDS AC: 800 MHz
LVDS AC: 1000 MHz
LVDS AC: 1000 MHz

Loop filter:
Integer: C2 = 3.3 pF, loop BW = 400 kHz.
Fractional: C2 = 33 nF, loop BW = 400 kHz.



GPIO[0] tied to VDD which disables HW synchronization. Use SW sync exclusively.

Soft mode requirement: GPIO[4] tied to VDD and GPIO[5] left open

3-level logic external bias if needed

I2C Address = 0x54

3-State Levels are not needed so simply pulling to ground strongly. Floating GPIO pins imply default settings so pulls need to be strong.

LMK03328 Pin	LMK03328 Function		Chosen State for X400
	Hard Mode (1)	Soft Mode (0)	
GPIO0	Selects 1 of 64 predefined settings from ROM	Active-low Output sync	pull-up; SW ctrl only
GPIO1		I2C dev. addr[1:0]	pull-down
GPIO2		Selects from 1 of 6 EEPROM pages or a default reg Setting.	pull-downs, page 00 Selected
GPIO3		Active-low HW margin enable	pull-up, disable margin
GPIO4			HW margin level
GPIO5	Load registers from ROM or EEPROM	pull-down, SW ctrl	
HW_SW_CTRL			
SCL	I2C clock		Ext. pull-up
SDA	I2C data		Ext. pull-up
PDN	Active-low power down		Ext. strong pull-down


Reference Clock PLL			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 30 OF 38

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



Sample Clock PLL Outputs			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 32 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

- to maintain this document in confidence;
- not to reproduce, publish or copy it in whole or in part without written permission; and
- not to use this document as a basis for the manufacture or sale of goods without written permission.

COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.





Table 3-18: Capacitor Quantities for ADC and DAC Rails

	4.7 µF at Output of Regulator	2.2 µF at Output of Regulator	4.7 µF at Underside of BGA	2.2 µF at Underside of BGA	0.68 µF at Underside of BGA	0.47 µF at Underside of BGA
ADC_AVCC	2	2	2	3	0	0
ADC_AVCCCAUX	2	2	0	2	1	1
DAC_AVCC	2	2	2	3	0	0
DAC_AVCCCAUX	2	2	0	2	1	1
DAC_AVTT	2	2	0	2	1	1

Table 3-14: ADC and DAC Voltage Supply Specifications

Supply	Nominal Voltage (V)	Tolerance (%) ⁽¹⁾	Maximum Current (A)	Frequency Range (MHz)	Maximum Supply Ripple (mVpp) ⁽²⁾
ADC_AVCC	0.925	±3	XPE*	0.1-15	0.25
ADC_AVCCCAUX	1.8	±3	XPE*	0.1-15	11.03
DAC_AVCC	0.925	±3	XPE*	0.1-15	0.40
DAC_AVCCCAUX	1.8	±3	XPE*	0.1-15	2.00
DAC_AVTT	2.5/3.0 ⁽³⁾	±3	XPE*	0.1-15	8.94
VCCINT_AMS	0.85/0.90	±3	XPE*	0.1-15	20.00

Notes:
 1. The tolerance percentage is for the switching regulator that feeds the LDO.
 2. Output of the LDO.
 3. DAC_AVTT should be set to 2.5V if used in 20 mA mode, and 3.0V if used in 32 mA mode.








Figure 3-14: Power Regulation for Analog Supplies



LAYOUT: swap pins only within the DB groupings

RF Bank Mapping	
RF Bank	Destination
Bank 224	DB0, Ch. 0-1
Bank 225	DB1, Ch. 0-1
Bank 226	DB0, Ch. 2-3
Bank 227	DB1, Ch. 2-3
Bank 228	DB0, Ch. 0-3
Bank 229	DB1, Ch. 0-3



LAYOUT: swap pins only within the DB groupings

RF Interface and Power			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 33 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

- to maintain this document in confidence;
- not to reproduce, publish or copy it in whole or in part without written permission; and
- not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

Table 3-3: Decoupling Capacitor Quantities for VCCSDR05 plus additional capacitors for VCCBRAM/VCCINT_0

VCCSDR05		VCCBRAM/VCCINT_0	
10 µF 0805	4.7 µF 0603	1.0 µF 0402	1.0 µF 0402
3	6	8	4

Notes:
 1. This table only applies for when VCCSDR05 is utilized.
 2. VCCBRAM/VCCINT_0 capacitors are in addition to those in Table 3-1 and Table 3-2.
 3. See Table 3-4 for connection rules for these capacitors.

Table 3-4 lists the placement rules for the capacitors in Table 3-3. Refer to Figure 3-1 for visual reference.

Table 3-4: Placement Rules for Additional VCCSDR05/VCCBRAM/VCCINT_0 Decoupling Capacitors

Capacitor	Rule
10 µF 0805	All three next to FPGA footprint near VCCSDR05 and VCCBRAM/VCCINT_0 merge point.
4.7 µF 0603	All six next to FPGA footprint near VCCSDR05 and VCCBRAM/VCCINT_0 merge point.
1.0 µF 0402	<ul style="list-style-type: none"> Eight connected to VCCSDR05 plane under FPGA shadow. Two connected under VCCBRAM ball area between via plating holes. Two connected under VCCINT_0 ball area between via plating holes.






Table 3-1: Programmable Logic Ball Decoupling Quantities for Non-1.8V Devices

Balloc	VCCINT/VCCBRAM/VCCINT_0	VCCSDR05	VCCBRAM/VCCINT_0	VCCSDR05
XCZU28DR	400 µF	100 µF	4.7 µF	4.7 µF

Table 1-10: Zynq UltraScale+ MPSoc PS Decoupling Capacitor Recommendations

VCC_PSINTP	VCC_PSINTF	VCC_PSAUX	VCC_PSPLL	PS_MGTRAVCC	PS_MGTRAVTT	VCC_PSINTP_DDR	VCC_PSD05 (Each)	VCC_PSBATT	VCC_PSSDR
100 µF	4.7 µF	100 µF	4.7 µF	100 µF	4.7 µF	100 µF	4.7 µF	100 µF	4.7 µF
1	1	1	1	1	1	1	1	1	1

- Notes:
- For PS MGT supply decoupling, see PS-GTR Transceiver Interfaces, page 179.
 - Add two 0.47 µF capacitors to each PS voltage rail if using SBVA484 devices.
 - VCC_PSD05 banks that share the same rail can utilize one set of decoupling capacitors (1 x 100 µF, 1 x 4.7 µF) for up to four connected VCC_PSD05 banks.

Consolidation is page 37 of UG583:






Figure 1-6: Always On: Cost-Optimized with Only Five Power Regulators (CG or EG Devices)



VCCINT_AMS Decoupling and Sharing with VCCBRAM/VCCINT_0

A switching regulator is suitable for this VCCINT_AMS, with decoupling capacitor quantities as shown in Table 3-17.

Note: VCCINT_AMS can connect to the same plane as VCCINT, VCCBRAM, and VCCINT_0 so long as all voltage levels are the same and the noise specifications for each individual rail can be adhered to.

Table 3-17: Capacitor Quantities for VCCINT_AMS

VCCINT_AMS	10 µF near RFSoc	4.7 µF near RFSoc	2.2 µF at Underside of RFSoc	1.0 µF at Underside of RFSoc
VCCINT_AMS	2	4	2	2

Notes:
 1. See Table 3-16 for capacitor specifications.


RFSoc Power And Ground			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE		SHEET 34 OF 38	

This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.

© COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.



CAUTION: Check BOM and Revision for used CPLD

Control CPLD			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 35 OF 38







This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.


COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.

RF Board-Board



I2C GPIO Expander



POR: All Inputs
RESET Active Low!

Daughtercard 0 Interface

USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 36 OF 38



This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.




© COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.


RF Board-Board



Dig Board-Board



I2C GPIO Expander



POR: All Inputs
RESET Active Low!

Daughtercard 1 Interface			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 37 OF 38


This document contains confidential and proprietary information which is the property of NI. This proprietary information is supplied to the possessor pursuant to the possessor's agreement to do the following:

1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written permission; and
3. not to use this document as a basis for the manufacture or sale of goods without written permission.


© COPYRIGHT 2023

NATIONAL INSTRUMENTS CORP. ALL RIGHTS RESERVED.


Power Aux Board





Samtec 20A Power Blade




DIO Aux Board



4700pf > 200uS turn on



Clocking Aux Board



Clock/Power/DIO DB Interface			
USRP X410, BASECARD			
SIZE	CODE IDENT NO.	DRAWING NO.	REV
C	7U296	146983*-01	6
SCALE: NONE			SHEET 38 OF 38